

Computer Architecture and Organisation

Computer Architecture

It is concerned with structure and behavior of computer as seen by user. It includes information format, instruction set & techniques for addressing memory.

Computer Organization

It is concerned with the way h/w components operate & the way they are connected together to form the computer system.

Basic computer data type

Number, Conversion
B ← ↓
D H O

Complements

1's 2's 9's 10's

Fixed point Representation

(There is fixed no. of digits after decimal part)

word size
→ bit

Integer

Fraction

Unsigned

8 0-255
16bit 0-65535
0 to +ve

Signed

Signed Magnitude

1's complement

2's complement

- When integer binary no. is +ve, the sign is represented by 0 and magnitude by a +ve binary number.
- When no. is negative, the sign is represented by 1 but rest of no. may be represented in one of 3 possible ways.

Signed Magnitude \Rightarrow Left most significant bit \rightarrow sign
remaining bit \rightarrow magnitude

0 \rightarrow +ve no.

1 \rightarrow -ve no.

00001111
 \rightarrow m

Eg \rightarrow +7 \rightarrow 8 bit memory allocation

First change to binary 111

Add 4 0's to make (N-1) bit

10000111

-7 \rightarrow 111
10000111

Signed 1's complement \Rightarrow

+7 \rightarrow 8 bit memory

First 111

Add 5 0's to make N bit 00000111

-7 \rightarrow

First 111

Add 5 0's \rightarrow 00000111

sign -ve \rightarrow 11111000

11111000

-256 \rightarrow

100000000

\downarrow
01111111

Signed 2's complement \Rightarrow

2's comp. can be achieved by reversing all bits except the right most bits upto first 1 (include one)

0000101

11111011 \leftarrow ✓

+40

101000

-40

011000

+7 \rightarrow 111

-7 \rightarrow 00000111

11111001 ✓


Floating point Representation \Rightarrow It has two part:

\rightarrow The first part represents a signed fixed point no. called mantissa. Mantissa may be fraction or integer.

\rightarrow The second part of designates the position of decimal point & is called exponent.

\rightarrow Floating point is always interpreted to represent a no. in the following form: ~~$m \times r^e$~~ $m \times r^e$

\rightarrow mantissa $\Rightarrow m$ & exponent e are physically represented in register. The radix r & the radix point position of mantissa.




It has 3 parts: - Mantissa, Base, Exponent


Number	Mantissa	Base	Exponent
5×10^2	5	10	2
212.22	21222	10	-2
55×2^6	55	2	6

IEEE 754 Floating point number representation:-

(a) Single precision format: 32 bit



(b) Double precision format: 64 bit



Q. Represent $(1259.125)_{10}$ in single & double precision format.

Ans -

Step-① Convert decimal no. to binary number

$$(1259)_{10} = ?$$

$$\begin{array}{l} 0.125 \times 2 = 0.250 \\ 0.25 \times 2 = 0.50 \\ 0.5 \times 2 = 1.0 \\ \vdots \\ 1 \times 2 \end{array}$$

2	1259	1
2	629	1
2	314	0
2	157	1
2	78	0
2	39	1
2	19	1
2	9	1
2	4	0
2	2	0
	1	

$$(10011101011.001)_2$$

Step-② Normalize the number

$$\text{Single} \rightarrow (1.N) 2^{E-127}$$

$$\text{double} \rightarrow (1.N) 2^{E-1023}$$

$$N = 1.0011101011.001$$


Step-③ Single precision format

$$(1.N) 2^{E-127}$$

$$2^{E-127} = 2^{10} \Rightarrow E-127=10$$

$$E = 127 + 10 = 137$$

$$E = (10001001)_2$$




Step-④ Double precision format

$$(1.N) 2^{E-1023}$$

$$\Rightarrow E-1023=10 \Rightarrow E=1033$$


$$E = (10000001001)_2$$



Q. Convert following floating binary number to decimal. (Single precision)

1.10000011, 100000000000000000000000

Ans - $(-1)^S \times (1 + \text{fraction}) \times 2^{\text{Exp} - 127}$



$S = 1$

$$E = 10000011 = 2^7 + 2^1 + 2^0$$

$$\begin{array}{ccccccc} \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ 2^7 & 2^6 & 2^5 & 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \end{array} = 128 + 2 + 1 = 131$$

Fraction = $2^{-1} = 0.5$

$$(-1)^1 \times (1 + 2^{-1}) \times 2^{131 - 127} = -\cancel{(3)}2^4 \times (1 + 0.5)2^4$$

$$= -1.5 \times 2^4 = -24.0 = \boxed{-24}$$

Eg- Represent Fixed pt repr of unsigned binary no. 0101110 using 4 integer bits & 3 fractional bits.

Solⁿ:-

$(0101.110)_2$

$$2^3 \times 0 + 2^2 \times 1 + 2^1 \times 0 + 2^0 \times 1 + 2^{-1} \times 1 + 2^{-2} \times 1 + 2^{-3} \times 0$$

$$0 + 4 + 0 + 1 + 0.5 + 0.25 + 0 = (5.75)_{10}$$

Eg- Represent Fixed pt repr. of signed $(-7.5)_{10}$ using 4 integer & 4 fraction

$(-7.5)_{10}$

0111.1000

↓

1000.0111

2's \rightarrow $\left(\begin{array}{c} 1000.0111 \\ +1 \\ \hline 1000.1000 \end{array} \right)_2$

7 \rightarrow 111

0.5 \times 2 = 1.0 ↓

0.5 \times 2 = 1.0 ↓

0.5 \times 2 = 1.0 ↓

0111.1000

1111.1000

Examples of fixed point Number Representation

Eg-1 Compute $0.75 + (-7.5)$ using fixed point Numbers.

Ans -

Step-① 0.75
 $(0000.1100)_2$

$0.75 \times 2 = 1.5$
 $0.5 \times 2 = 1.0$
 $0.0 \times 2 = 0.0$

Step-② -7.5
 0111.1000
 2's compl. $(1000.1000)_2$

$0.5 \times 2 = 1.0$
 $0.0 \times 2 = 0.0$

$(-6.75) \leftarrow (1001.0100)_2 \checkmark$

Eg-2 Assume -43.625 . convert into binary with 1 bit for sign, 15 bits for integer & 16 bits for fraction.

$2 \overline{) 43} \rightarrow$
 $2 \overline{) 21} \rightarrow 1$
 $2 \overline{) 10} \rightarrow 1$
 $2 \overline{) 5} \rightarrow 0$
 $2 \overline{) 2} \rightarrow 1$
 $2 \overline{) 0} \rightarrow 0$

101011

$0.625 \times 2 = 1.25$
 $0.25 \times 2 = 0.50$
 $0.50 \times 2 = 1.0$
 $0.0 \times 2 = 0.0$

1010000000000000

$100000000000101011.1010000000000000$

Register Transfer Language \Rightarrow It is the symbolic representation of notations used to specify the sequence of micro-operations.

\rightarrow Information transfer from one register to another register is called Register Transfer.


\rightarrow Registers are designated by capital letters, sometimes followed by numbers (eg - A, R1, R13, IR)

Symbol	Description	Example
Capital letters	Denotes register	MAR, R2
()	Denotes a part of a register	R(0-7), R2(L)
←	Denotes transfer of info.	R2 ← R1
:	Denotes termination of control function	
;	Separates two micro-operations	A ← B; B ← A


MAR → Memory address register

PC → program counter

IR → Instruction register



BUS SYSTEM ⇒ The bus is a common channel. A bus which is used to provide common b/w the major components of computer is called a **System Bus**.



$$\left[\begin{array}{l} \text{No. of Mux needed} = \text{No. of bits in Register} \\ \text{No. of I/p. in Mux} = \text{No. of Register} \\ \text{(size of)} \end{array} \right]$$

Q. A common bus system for 16 registers of 32 bits each.

(i) Selection inputs = $2^4 = 2^n \Rightarrow \boxed{n=4}$


(ii) ~~16~~ ~~16~~ 16x1

(iii) 32 multiplexer

Tri-state Gates :- It is a digital circuit that has 3 gates two of which are signals equivalent to logic 1 & 0 as in a conventional gate.


However, the third gate exhibits a high-impedance gate.

→ The most commonly used 3 state gates in case of bus system is a buffer gate.




$Y = A$ if $C = 1$
High impedance if $C = 0$

Bus line with 3 state Buffer :-



Q. Using tri-state buffer & decoder construct bus system to transfer info from 4 registers. Each register is 4 bit wide.



Er Sahil
Ka
Gyan

Micro Operations \Rightarrow The operation executed on data stored in registers is called Micro-operations.
eg - shift, load, clear, count.

Type of MO:-

- (i) Register Transfer Micro operation:- Transfer binary info.
- (ii) Arithmetic MO:- Perform arithmetic operation on numeric data stored in registers.
- (iii) Logical MO:- Perform bit manipulation operations on data stored in registers.
- (iv) Shift MO:- Perform shift operations on data stored in registers.

8 bit ALU was formed by combining three 4 bit ALU's with 5 multiplexers. The 8 bit ALU is based on use of carry select line. The Four lowest bits are fed into one of the 4 bits ALU's. The O/p of selectable ALU's are multiplexed together forming the upper & lower 4 bits & carry out for 8 bit ALU.




fig:- 8 Bit Arithmetic Circuit

Introduction of Assembler:-

Assembler is a program for converting instructions written in low-level assembly code into relocatable machine code & generating information for the loader.

Er Sahil
Ka
Gyan

If assembler do all this work in one scan then it is called multiple pass assembler. (5)

Here assembler divide these tasks in 2 passes

Pass 1 :-

Define symbols & literals and remember them in symbol table & literal table respectively.

keep track of location counter.

Process pseudo-operation

Pass 2 :-

Generate object code by converting symbolic op-code into respective numeric op-code.

Generate data for literals and look for values of symbols.




Fig:- Flowchart for First pass of assembler

6




fig:- Flowchart of pass 2